## ACHARYA INSTITUTE OF TECHNOLOGY Bangalore - 560090

1

## Fourth Semester B.E. Degree Examination, Dec.2016/Jan.2017 **Computer Organization**

Time: 3 hrs.

Max. Marks:100

Note: Answer any FIVE full questions, selecting atleast TWO questions from each part. 2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8=50, will be treated as malpractice. PART - A What is pipelining? How does it improve the performance of the computer? (08 Marks) Compare CISC verses RISC processors. b. (04 Marks) Explain clearly SPEC rating and its significance. C. (08 Marks) Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. What is the need of an addressing mode? Explain three addressing modes with examples. 2 a. Convert the following numbers to signed, 2's compliment binary number and add them. b. (i) 7 and -5(ii) -10 and -13(04 Marks) What is stack frames? Explain. (04 Marks) d. Explain the shift and rotate operations with example. (04 Marks) a. In modern computers, why interrupts are required? Support your claim with a suitable 3 example. (04 Marks) b. Showing the possible register configuration in DMA interface, explain direct memory (08 Marks) With a neat sketch, explain the individual input and output interface circuits. Also elicit their salient features. (08 Marks) Write a note on PCI configuration and explain with neat figure the single processor system a. configurations. (08 Marks) Explain the different phases in the operations of SCSI bus speed in detail. b. (06 Marks) Explain the following: (i) USB addressing (ii) USB protocols. (06 Marks) PART - Ba. Describe SDRAM and DDR SDRAM operations for data transfer between main memory 5 and cache memory systems. (08 Marks) b. Explain any one cache mapping function. (06 Marks) c. Consider a two level cache with access times of 5 ns and 80 ns respectively. If the hit rates are 95% and 75% respectively in the two caches and the memory access time is 250 ns, what is the average access time? Calculate the effective address time if average page fault service time of 20 milliseconds and a memory access time of 80 nano seconds. (Assume the probability of a page fault as 10%). (02 Marks)

- Explain how a 16-bit carry look ahead adder can be built from a 4-bit adder. 6 a. (08 Marks)
  - Using the non storing division algorithm, perform the division of numbers 23 by 5 (23  $\div$  5). (08 Marks)
    - (04 Marks)

Explain the IEEE standards for floating point number.

- 7 a. Explain the process of fetching a word from memory using timing diagram of memory read operations, with an example. (08 Marks)
  - b. Bring out any four difference between hardwired and microprogrammed control. (04 Marks)
  - c. With a neat diagram, explain the microinstruction sequencing organization. (08 Marks)
- 8 a. Write a short note on power wall. (06 Marks)
  - b. State and explain the Amdhal's law and compute the speed up gained for the following. Suppose that the new CPU is 10 times faster in computing floating point calculations and old CPU is busy with floating point calculations 40% of the time. Calculate speed up gained by the new CPU. (08 Marks)
  - c. With a neat block diagram bring out the characteristics of shared memory multiprocessors (SMPs). (06 Marks)

dalpalper